

Advanced Analog Integrated Circuits


MOS Switches

Bernhard E. Boser



University of California, Berkeley

boser@eecs.berkeley.edu


Copyright © 2016 by Bernhard Boser



MOS Switches




Ideal Track and Hold



Sampling versus Charge Processing



Sampling

- Input varies (often rapidly)




Charge Processing (SC)

- Input \sim constant




Signal Nomenclature

Continuous Time Signal





T/H Signal
("Sampled Data Signal")




Clock



Discrete Time Signal



MOS Sample & Hold (Track & Hold)



(simplest realization)



Advanced Analog Integrated Circuits


Switch Nonidealities

Bernhard E. Boser

University of California, Berkeley



boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser






Nonidealities



- From finite tracking BW
 - Tracking nonlinearity
 - Segued esp sampling noise
 - Thermal noise
 - Clock jitter
 - Hold feed-through
 - Leverage
- I. Charge injection







Switch on-resistance






Signal Dependent on-resistance





Hold-Mode Feedthrough



Hold-Mode Leakage




Gate Leakage






- 65nm CMOS: $\sim 1\text{V/ms}$ droop
 - Addressed in sub-65nm technologies with high-k dielectrics


Ref: A. Annema et al, "Analog circuits in ultra-deep-submicron CMOS," IEEE JSSC, Jan. 2005, pp. 132-43.




Thermal Noise



Clock Jitter



$$\Delta V_{in} \cong \frac{dV_{in}}{dt} \cdot \Delta t$$



Advanced Analog Integrated Circuits


Charge Injection and Clock Feedthrough

Bernhard E. Boser

University of California, Berkeley

boser@eecs.berkeley.edu


Copyright © 2016 by Bernhard Boser



①


Charge Injection and Clock Feedthrough

②





Extreme Cases:

- slow $T_f \gg \tau$
- fast $T_f \sim \tau$



Slow Gating



Slow Gating Model

$$\phi = V_{in} + V_{T\text{off}}$$

$$V_{out} = V_{in} - \Delta V_{out}$$

$$= V_{in} - \frac{Col}{Col + \phi_L} \cdot (V_{in} - V_{T\text{off}} - \phi_L)$$

V_{SS}

$$= V_{in} (1 + \epsilon) + V_{os}$$

$$\epsilon \approx - \frac{Col}{C_D + C_G}$$


$$V_{os} = \epsilon \cdot (V_{T\text{off}} + \phi_L)$$

E.g. $C_D = 1\text{pF}$ $\phi_L = 0\text{V}$ ~~$V_{T\text{off}} = -0.9\text{V}$~~ $C_G = 1\text{pF}$

$$\epsilon = -0.2\%$$

$$V_{os} = -0.9\text{mV}$$



$$C_G = 2\text{pF}$$




Fast Gating




Charge Split Ratio α




Ref: G. Wegemann et al, "Charge injection in analog MOS switches," IEEE JSSC, June 1987, pp. 1091-7.



Slow Switching or Fast Switching?



Fast Gating Model



$$V_{os} = V_{in} - \frac{C_{st}}{C_{st} + C_{it}} (\phi_t - \phi_c) + \frac{Q_{cat}}{2C_{it}}$$

$$Q_{cat} = -WL C_{ox} (\phi_t - V_{in} - V_{th})$$

$$\epsilon = \frac{WL \phi_{it}}{2C_{it}}$$

$$V_{os} = -\frac{C_{st}}{C_{st} + C_{it}} \cdot (\phi_t - \phi_c) - \frac{WL C_{ox}}{2C_{it}} \cdot (\phi_t - \phi_c)$$


E.g. $C_{it} = 1pF$

$\phi_t - \phi_c \approx 1.8V$ $V_{th} = .45V$ $W=20\mu m$ $L=180nm$



~~$L C_{ox}$~~ $= 2fF/\mu m^2$

$$\epsilon = 2\%$$

$$V_{os} = -30.6 \mu m V$$



Fast → Slow Gating Errors




Technology Scaling

$$\Delta V \propto \frac{Q_{Ct}}{C_t} \times \frac{C_{GS}}{C_t} \propto \frac{1}{C_t \cdot f_r}$$

\uparrow

$$f_s \propto \frac{1}{R_{on} \cdot C_t} \propto \frac{1}{L \cdot C_t}$$

$\left. \frac{\Delta V}{f_s} \right\} \propto f_r \cdot L$



Advanced Analog Integrated Circuits


Mitigating Charge Injection Error

Bernhard E. Boser

University of California, Berkeley

boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser




Mitigating Charge Injection Error

- 1) Charge cancellation
- 2) CMOS switch
- 3) Diff Sampling
 \Rightarrow make charge inj. e
 Common mode signal





Charge Cancellation



Ref: Ch. Eigenberger et al, "Dummy Transistor compensation of analog MOS switches," JSSC Aug 1989, pp. 1140-6.



Charge Cancellation Example




- ~ 6-Bit accuracy

Ref: M. Choi et al, "A 6-b 1.3-Gsample/s A/D converter in 0.35mm CMOS." JSSC Dec 2001, pp. 1847-58.



CMOS Switch




$$Q_{chn} = -W_n L_n C_{ox} (\phi_f - V_{in} - V_{TN})$$


$$Q_{chn} = +W_p L_p C_{ox} (-\phi_f + V_{in} - V_{TP})$$

fast gating, 50/50 split:

$$\Delta V \approx \frac{C_{ox}}{C_F} \left(V_{in} - \frac{\phi_f - \phi_f}{2} + \frac{V_{TN} - (V_{TP})}{2} \right)$$



Differential Sampling




$$V_{o1} = (1 + \varepsilon_1) V_{i1} + V_{os1} \leftarrow$$

$$V_{o2} = (1 + \varepsilon_2) V_{i2} + V_{os2} \leftarrow$$

$$V_{os} = \left(1 + \frac{\varepsilon_1 + \varepsilon_2}{2} \right) V_{id}$$

$$V_{os} = \left(" \right) V_{id} + \frac{V_{os1} + V_{os2}}{2}$$



Advanced Analog Integrated Circuits


Clock Bootstrapping

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu


Copyright © 2016 by Bernhard Boser




Clock Bootstrapping




A. Abo, "Design for Reliability of Low-voltage, Switched-capacitor Circuits," PhD Thesis, UC Berkeley, 1999.



Input and Clock Waveforms




Booster Circuit





$$R_{on} \cong \frac{1}{\mu_n C_{ox} \frac{W}{L} \left\{ \frac{C_3}{C_3 + C_{par}} V_{DD} - \frac{C_{par}}{C_3 + C_{par}} V_{in} - V_{TN}(V_{in}) \right\}}$$

(square law model)




Booster Performance Example



- Good to ~ 10 Bits

Ref: S. Louwsma et al, "A 1.35 GS/s, 10 b, 175 mW time-interleaved AD converter in 0.13 um CMOS", JSSC April 2008, pp. 778-86.



Advanced Analog Integrated Circuits


Bottom Plate Sampling

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu


Copyright © 2016 by Bernhard Boser




Bottom Plate Sampling



- References
 - D. G. Haigh and B. Singh, “A switching scheme for SC filters which reduces the effect of parasitic capacitances associated with switch control terminals,” ISCAS 1983, pp. 586-9.
 - K.-L. Lee and R. G. Meyer, “Low-distortion switched-capacitor filter design techniques,” IEEE JSSC, Dec 1985, pp. 1103-13.



1) Sample




$$\Delta Q_2 = \frac{1}{2} W L C_{ox} \cdot (\Phi_e - V_{TN})$$


\uparrow

$$\neq f(N_i)$$


$$V_C = V_{in} + \frac{\Delta Q}{C_H}$$



2) Disconnect C_H



Charge at Node X




$$Q_X = -C_{\text{in}} \cdot V_i$$


$$+ \Delta Q_1 - \Delta Q_2 \rightarrow \emptyset$$

$$- \Delta Q_2 \rightarrow \text{const.}$$


$$\neq f(v_i)$$




Open-Loop Charge Processing



$$CQ_x = -C_H \cdot N_c - \Delta Q_2$$




Closed-Loop Charge Processing




Charge Conservation Analysis

$$Q_{x,r} = - C \cdot V_{in} - \Delta Q_2 + \Delta Q_f.$$




Cancelling the Offset: Fully Differential



$$V_{od} = \frac{C_S}{C_f} \cdot V_{id}$$

$$V_{xe} = \frac{\Delta Q_2 + C_S \cdot N_{oc} - C_S \cdot V_{ie}}{C_S + C_f}$$



Advanced Analog Integrated Circuits


Sampling Network

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu


Copyright © 2016 by Bernhard Boser




SC Gain with Common-Mode Cancellation



Ref: S. H. Lewis and P. R. Gray, "A pipelined 5 MSample/s 9-bit analog-to-digital converter," IEEE JSSC Dec 1987, pp. 954-61.




Flip-Around T/H




Ref: W. Yang et al, "A 3-V 340-mW 14-b 75-MSample/s CMOS ADC with 85-dB SFDR at Nyquist input," IEEE JSSC Dec 2001, pp. 1931-36.


+ β larger
- $g_{om} = 1$
- $V_{ic} \neq$



Sampling Network Design



Realization of Shorting Switch



Advanced Analog Integrated Circuits


Capacitors

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu


Copyright © 2016 by Bernhard Boser



Capacitors




MIM




Ref: C. H. Ng et al, "MIM capacitor integration for mixed-signal/RF applications," IEEE Trans ED, July 2005, pp. 1399-1409.


1 ... 20 fF / μm^2



Ref: R. Aparicio et al, "Capacity Limits and Matching Properties of Integrated Capacitors," IEEE JSSC, March 2002, pp. 384-93.




Capacitor Top and Bottom Parasitics



MIMS $\alpha = 1\%$

$\beta = 10\%$



Connection of Capacitors

